

## **AMENDMENTS TO THE CLAIMS**

1           1.       (Original)     A memory system, comprising:  
2           a memory cell;  
3           first and second bitlines operably connected to said memory cell;  
4           a write line operably connected to said memory cell; and  
5           an equilibration circuit connected to said first and second bitlines, wherein said  
6                 equilibration circuit is operable to maintain a predetermined equilibrium  
7                 condition between said first and second bit lines and wherein said  
8                 equilibration circuit is controlled by a reference voltage.

1           2.       (Original)     The memory system according to claim 1, wherein said  
2           equilibration circuit is operable to generate an impedance load in said first and second bit  
3           lines at a level that allows generation of differential signals in said bit lines.

1           3.       (Original)     The memory system according to claim 2, wherein said  
2           equilibration circuit comprises first and second pMOS devices in series with said first and  
3           second bitlines, respectively, and a third pMOS device connected between said first and  
4           second bitlines and wherein the gates of said first, second and third pMOS devices are  
5           connected to said reference voltage.

1           4.       (Currently Amended) A memory system, comprising:  
2           a memory cell;  
3           first and second bitlines operably connected to said memory cell;  
4           a write line operably connected to said memory cell; and  
5           an equilibration circuit controlled by a reference voltage, said equilibrium circuit  
6                 connected to said first and second bitlines, said equilibrium circuit  
7                 comprising first and second pMOS devices in series with said first and  
8                 second bitlines, respectively, and a third pMOS device connected between  
9                 said first and second bitlines and wherein the gates of said first, second  
10                 and third pMOS devices are connected to said reference voltage, The  
11           ~~memory system according to claim 3, wherein said first, second and third~~

12 pMOS devices operate as resistors in the linear region of MOSFET device  
13 operation, and wherein said equilibration circuit is operable:  
14 to maintain a predetermined equilibrium condition between said first  
15 and second bit lines; and  
16 to generate an impedance load in said first and second bit lines at a  
17 level that allows generation of differential signals in said bit  
18 lines.

1 5. (Original) The memory system according to claim 4, wherein the  
2 resistance of said first, second and third pMOS devices is determined by the gate-source  
3 voltage of said pMOS devices.

1 6. (Original) The memory system according to claim 5, wherein said  
2 write line is operably connected to said memory cell by at least one transfer gate.

1 7. (Original) The memory system according to claim 6, wherein said  
2 transfer gate comprises an nMOS device and wherein said reference voltage is related to  
3 the gate drive current of said transfer gate.

1 8. (Original) The memory system according to claim 7, wherein said  
2 reference voltage is controlled by a reference circuit that is operable to change said  
3 reference voltage to compensate for variations in operating characteristics of said first,  
4 second and third pMOS devices.

1 9. (Original) The memory system according to claim 8, wherein said  
2 reference circuit is further operable to change the reference voltage to compensate for  
3 variations in the operating characteristics of said nMOS device comprising said transfer  
4 gate.

1 10. (Original) The memory system according to claim 9, wherein said  
2 reference circuit comprises a current mirror.

1           11.    (Original)     A method for controlling operation of a memory system,  
2 comprising:  
3           storing information in a memory cell;  
4           generating a predetermined equilibrium condition between first and second  
5                 bitlines operably connected to said memory cell using an equilibration  
6                 circuit connected to said first and second bitlines, wherein said  
7                 equilibration circuit is controlled by a reference voltage; and  
8           controlling the content of information in said memory cell with a write line  
9                 operably connected to said memory cell.

1           12.    (Original)     The method according to claim 11, wherein said  
2 equilibration circuit is operable to generate an impedance load in said first and second bit  
3 lines at a level that allows generation of differential signals in said bit lines.

1           13.    (Original)     The method according to claim 12, wherein said  
2 equilibration circuit comprises first and second pMOS devices in series with said first and  
3 second bitlines, respectively, and a third pMOS device connected between said first and  
4 second bitlines and wherein the gates of said first, second and third pMOS devices are  
5 connected to said reference voltage.

1           14.    (Currently Amended)   A method for controlling operation of a memory  
2 system, comprising:  
3           storing information in a memory cell;  
4           generating a predetermined equilibrium condition between first and second  
5                 bitlines operably connected to said memory cell using an equilibration  
6                 circuit connected to said first and second bitlines, said equilibrium circuit  
7                 being controlled by a reference voltage and comprising first and second  
8                 pMOS devices in series with said first and second bitlines, respectively,  
9                 and a third pMOS device connected between said first and second bitlines,  
10                 wherein the gates of said first, second and third pMOS devices are  
11                 connected to said reference voltage and~~The method according to claim~~

12                    13, wherein said first, second and third pMOS devices operate as resistors  
13                    in the linear region of MOSFET device operation; and  
14                    controlling the content of information in said memory cell with a write line  
15                    operably connected to said memory cell.

1            15.    (Original)    The method according to claim 14, wherein the resistance  
2 of said first, second and third pMOS devices is determined by the gate-source voltage of  
3 said pMOS devices.

1            16.    (Original)    The method according to claim 15, wherein said write line  
2 is operably connected to said memory cell by at least one transfer gate.

1            17.    (Original)    The method according to claim 16, wherein said transfer  
2 gate comprises an nMOS device and wherein said reference voltage is related to the gate  
3 drive current of said transfer gate.

1            18.    (Original)    The method according to claim 17, wherein said reference  
2 voltage is controlled by a reference circuit that is operable to change said reference  
3 voltage to compensate for variations in operating characteristics of said first, second and  
4 third pMOS devices.

1            19.    (Original)    The method according to claim 18, wherein said reference  
2 circuit is further operable to change the reference voltage to compensate for variations in  
3 the operating characteristics of said nMOS device comprising said transfer gate.

1            20.    (Original)    The method according to claim 19, wherein said reference  
2 circuit comprises a current mirror.

1            21.    (Original)    A digital processing system, comprising:  
2            a datapath module;  
3            a control module;  
4            an input-output module; and  
5            a memory module, wherein said memory module comprises:  
6            at least one memory cell;

7 first and second bitlines operably connected to said memory cell;  
8 a write line operably connected to said memory cell; and  
9 an equilibration circuit connected to said first and second bitlines, wherein  
10 said equilibration circuit is operable to maintain a predetermined  
11 equilibrium condition between said first and second bit lines and  
12 wherein said equilibration circuit is controlled by a reference  
13 voltage.

1 22. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 21, wherein said equilibration circuit is operable to generate an impedance load in  
3 said first and second bitlines at a level that allows generation of differential signals in  
4 said bitlines.

1 23. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 22, wherein said equilibration circuit comprises first and second pMOS devices in  
3 series with said first and second bitlines, respectively, and a third pMOS device  
4 connected between said first and second bitlines and wherein the gates of said first,  
5 second and third pMOS devices are connected to said reference voltage.

1 24. (Currently Amended) A digital processing system, comprising:  
2 a datapath module;  
3 a control module;  
4 an input-output module; and  
5 a memory cell;  
6 first and second bitlines operably connected to said memory cell;  
7 a write line operably connected to said memory cell; and  
8 an equilibration circuit controlled by a reference voltage, said equilibrium circuit  
9 connected to said first and second bitlines, said equilibrium circuit  
10 comprising first and second pMOS devices in series with said first and  
11 second bitlines, respectively, and a third pMOS device connected between  
12 said first and second bitlines and wherein the gates of said first, second  
13 and third pMOS devices are connected to said reference voltage. The

14 ~~method according to claim 23~~, wherein said first, second and third pMOS  
15 devices operate as resistors in the linear region of MOSFET device  
16 operation, wherein said equilibration circuit is operable:  
17 to maintain a predetermined equilibrium condition between said first  
18 and second bit lines; and  
19 to generate an impedance load in said first and second bit lines at a  
20 level that allows generation of differential signals in said bit  
21 lines.

1 25. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 24, wherein the resistance of said first, second and third pMOS devices is  
3 determined by the gate-source voltage of said pMOS devices.

1 26. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 25, wherein said write line is operably connected to said memory cell by at least  
3 one transfer gate.

1 27. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 26, wherein said transfer gate comprises an nMOS device and wherein said  
3 reference voltage is related to the gate drive current of said transfer gate.

1 28. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 27, wherein said reference voltage is controlled by a reference circuit that is  
3 operable to change said reference voltage to compensate for variations in operating  
4 characteristics of said first, second and third pMOS devices.

1 29. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 28, wherein said reference circuit is further operable to change the reference  
3 voltage to compensate for variations in the operating characteristics of said nMOS device  
4 comprising said transfer gate.

1 30. (Currently Amended) The ~~method~~ digital processing system according to  
2 claim 29, wherein said reference circuit comprises a current mirror.